[update]Overclock kernel --update max 1.8Ghz,fix smartass

Search This thread

genokolar

Senior Member
Nov 25, 2010
77
258
yibin
now,i have finished this kernel

NEXT,i will do CM7-port...

the overclock is max 1.5ghz,default freq is 806Mhz

add smartass /bfq io/ tun/ cifs/swap

2011.5.8:

update max 1.8Ghz, only Jesus phone can use:D
fix smartass,lengthen the battey using time
 

Attachments

  • kernel.7z
    3.4 MB · Views: 2,376
  • boot-high-oc.zip
    5.3 MB · Views: 2,634
Last edited:

nekisia

Senior Member
Jan 27, 2010
98
7
The cm7 port stuff looks promising.
Thank for the kernel but a more enlightening guide would be nice for less advanced users.
I d like to give it a try but...
 

simplistian

Senior Member
Feb 19, 2009
370
37
Macau
Do this in your own risk, make sure you do a NANDROID backup first. Here are what I did to have the kernel running in my phone, with Ubuntu:

1, Put the boot.img of your phone into a folder in your Linux machine.
2, Get package abootimg.
3, Extract the attached kernel into the folder in step 1.
4, Run in terminal: abootimg -u ./boot.img -k ./kernel
5, Test the boot.img in your phone.
 

simplistian

Senior Member
Feb 19, 2009
370
37
Macau
Got 2381 from Quadrant @ 1.5Ghz
 

Attachments

  • screenshot.jpg
    screenshot.jpg
    50.2 KB · Views: 1,686

papatsonis

Senior Member
Aug 4, 2008
120
23
Athens
Do this in your own risk, make sure you do a NANDROID backup first. Here are what I did to have the kernel running in my phone, with Ubuntu:

1, Put the boot.img of your phone into a folder in your Linux machine.
2, Get package abootimg.
3, Extract the attached kernel into the folder in step 1.
4, Run in terminal: abootimg -u ./boot.img -k ./kernel
5, Test the boot.img in your phone.

worked like charm in Wind's (Greek Provider) IDEOS X5 on stock rom. Massive gains at 1516Mhz... as the phone seems to work ok in many apps (had some problem with on demand scheme, on performance scheme worked just fine). Out of curiosity i'd like to try a kernel with even higher limit :D (lets say experimental 1700-1800mhz -with finer steps at max limit, 30-50mhz step would be fine , instead of 100mhz now)


edit: is there anyway to check what voltage is applied to processor...? is it the stock, or its dynamically adjusts with clock speed...? (something like lookup table if its available)
 
Last edited:

genokolar

Senior Member
Nov 25, 2010
77
258
yibin
worked like charm in Wind's (Greek Provider) IDEOS X5 on stock rom. Massive gains at 1516Mhz... as the phone seems to work ok in many apps (had some problem with on demand scheme, on performance scheme worked just fine). Out of curiosity i'd like to try a kernel with even higher limit :D (lets say experimental 1700-1800mhz -with finer steps at max limit, 30-50mhz step would be fine , instead of 100mhz now)


edit: is there anyway to check what voltage is applied to processor...? is it the stock, or its dynamically adjusts with clock speed...? (something like lookup table if its available)

sure,i will upload max 1.8Ghz kernel...
 

papatsonis

Senior Member
Aug 4, 2008
120
23
Athens
Genokolar, the OC kernel uses this table ? :


Code:
/* Use negative numbers for sources that can't be enabled/disabled */
#define SRC_LPXO (-2)
#define SRC_AXI  (-1)
static struct clkctl_acpu_speed acpu_freq_tbl[] = {
	{ 24576,  SRC_LPXO, 0, 0,  30720,  900, VDD_RAW(900) },
	{ 61440,  PLL_3,    5, 11, 61440,  900, VDD_RAW(900) },
	{ 122880, PLL_3,    5, 5,  61440,  900, VDD_RAW(900) },
	{ 184320, PLL_3,    5, 4,  61440,  900, VDD_RAW(900) },
	{ MAX_AXI_KHZ, SRC_AXI, 1, 0, 61440, 900, VDD_RAW(900) },
	{ 245760, PLL_3,    5, 2,  61440,  825, VDD_RAW(825) },
	{ 368640, PLL_3,    5, 1,  122800, 825, VDD_RAW(825) },
	{ 768000, PLL_1,    2, 0,  153600, 950, VDD_RAW(950) },
	/* Make sure any freq based from PLL_2 is a multiple of 19200! 
	   Voltage tables are being very conservative and are not designed to
	   be an undervolt of any sort. */
#if defined(CONFIG_MACH_SPADE) || defined(CONFIG_MACH_GLACIER)
	{ 1017600, PLL_2,   3, 0,  192000, 1100, VDD_RAW(1100) },
#else
	{ 806400, PLL_2,    3, 0,  192000, 1000, VDD_RAW(1000) },
	{ 1017600, PLL_2,   3, 0,  192000, 1150, VDD_RAW(1150) },
#endif
	{ 1113600, PLL_2,   3, 0,  192000, 1150, VDD_RAW(1150) },
	{ 1209600, PLL_2,   3, 0,  192000, 1150, VDD_RAW(1150) },
	{ 1305600, PLL_2,   3, 0,  192000, 1200, VDD_RAW(1200) },
	{ 1401600, PLL_2,   3, 0,  192000, 1150, VDD_RAW(1250) },
	{ 1497600, PLL_2,   3, 0,  192000, 1150, VDD_RAW(1250) },
	{ 1516800, PLL_2,   3, 0,  192000, 1300, VDD_RAW(1300) },
#ifdef CONFIG_JESUS_PHONE
	{ 1612800, PLL_2,   3, 0,  192000, 1350, VDD_RAW(1350) },
	{ 1651200, PLL_2,   3, 0,  192000, 1400, VDD_RAW(1400) },
	{ 1708800, PLL_2,   3, 0,  192000, 1450, VDD_RAW(1450) },
	{ 1747200, PLL_2,   3, 0,  192000, 1500, VDD_RAW(1500) },
	{ 1804800, PLL_2,   3, 0,  192000, 1500, VDD_RAW(1500) },
	{ 1843200, PLL_2,   3, 0,  192000, 1500, VDD_RAW(1500) },
	{ 1900800, PLL_2,   3, 0,  192000, 1525, VDD_RAW(1525) },

from this post, and if so, is there any possibility to adjust (undervolt to be specific) the vsel manually?

Thanks again for your good work :)
 

genokolar

Senior Member
Nov 25, 2010
77
258
yibin
Genokolar, the OC kernel uses this table ? :


Code:
/* Use negative numbers for sources that can't be enabled/disabled */
#define SRC_LPXO (-2)
#define SRC_AXI  (-1)
static struct clkctl_acpu_speed acpu_freq_tbl[] = {
	{ 24576,  SRC_LPXO, 0, 0,  30720,  900, VDD_RAW(900) },
	{ 61440,  PLL_3,    5, 11, 61440,  900, VDD_RAW(900) },
	{ 122880, PLL_3,    5, 5,  61440,  900, VDD_RAW(900) },
	{ 184320, PLL_3,    5, 4,  61440,  900, VDD_RAW(900) },
	{ MAX_AXI_KHZ, SRC_AXI, 1, 0, 61440, 900, VDD_RAW(900) },
	{ 245760, PLL_3,    5, 2,  61440,  825, VDD_RAW(825) },
	{ 368640, PLL_3,    5, 1,  122800, 825, VDD_RAW(825) },
	{ 768000, PLL_1,    2, 0,  153600, 950, VDD_RAW(950) },
	/* Make sure any freq based from PLL_2 is a multiple of 19200! 
	   Voltage tables are being very conservative and are not designed to
	   be an undervolt of any sort. */
#if defined(CONFIG_MACH_SPADE) || defined(CONFIG_MACH_GLACIER)
	{ 1017600, PLL_2,   3, 0,  192000, 1100, VDD_RAW(1100) },
#else
	{ 806400, PLL_2,    3, 0,  192000, 1000, VDD_RAW(1000) },
	{ 1017600, PLL_2,   3, 0,  192000, 1150, VDD_RAW(1150) },
#endif
	{ 1113600, PLL_2,   3, 0,  192000, 1150, VDD_RAW(1150) },
	{ 1209600, PLL_2,   3, 0,  192000, 1150, VDD_RAW(1150) },
	{ 1305600, PLL_2,   3, 0,  192000, 1200, VDD_RAW(1200) },
	{ 1401600, PLL_2,   3, 0,  192000, 1150, VDD_RAW(1250) },
	{ 1497600, PLL_2,   3, 0,  192000, 1150, VDD_RAW(1250) },
	{ 1516800, PLL_2,   3, 0,  192000, 1300, VDD_RAW(1300) },
#ifdef CONFIG_JESUS_PHONE
	{ 1612800, PLL_2,   3, 0,  192000, 1350, VDD_RAW(1350) },
	{ 1651200, PLL_2,   3, 0,  192000, 1400, VDD_RAW(1400) },
	{ 1708800, PLL_2,   3, 0,  192000, 1450, VDD_RAW(1450) },
	{ 1747200, PLL_2,   3, 0,  192000, 1500, VDD_RAW(1500) },
	{ 1804800, PLL_2,   3, 0,  192000, 1500, VDD_RAW(1500) },
	{ 1843200, PLL_2,   3, 0,  192000, 1500, VDD_RAW(1500) },
	{ 1900800, PLL_2,   3, 0,  192000, 1525, VDD_RAW(1525) },

from this post, and if so, is there any possibility to adjust (undervolt to be specific) the vsel manually?

Thanks again for your good work :)


same to you post,some different!

i will public u8800 kernel to github
 
  • Like
Reactions: papatsonis

papatsonis

Senior Member
Aug 4, 2008
120
23
Athens
ty again, is it possible to upload the kernel module itself (like on 1.5ghz version) to insert it manual on existing boot.img?

ignore the previous.. :p slowly i start messing with linux :D (extracted with abootimg the kernel module)
 
Last edited:

papatsonis

Senior Member
Aug 4, 2008
120
23
Athens
@genokolar :

a nice addition could be that, where in 1.3.2 version added :

Added VDD levels sysfs interface (edit your voltage tables through "/sys/devices/system/cpu/cpu0/cpufreq/vdd_levels")

so you can upload one generic oc kernel with maybe conservative voltages, and every user can trial&error find the minimum required for battery saving

thanks again
 
Last edited:

Top Liked Posts

  • There are no posts matching your filters.
  • 7
    now,i have finished this kernel

    NEXT,i will do CM7-port...

    the overclock is max 1.5ghz,default freq is 806Mhz

    add smartass /bfq io/ tun/ cifs/swap

    2011.5.8:

    update max 1.8Ghz, only Jesus phone can use:D
    fix smartass,lengthen the battey using time
    1
    Genokolar, the OC kernel uses this table ? :


    Code:
    /* Use negative numbers for sources that can't be enabled/disabled */
    #define SRC_LPXO (-2)
    #define SRC_AXI  (-1)
    static struct clkctl_acpu_speed acpu_freq_tbl[] = {
    	{ 24576,  SRC_LPXO, 0, 0,  30720,  900, VDD_RAW(900) },
    	{ 61440,  PLL_3,    5, 11, 61440,  900, VDD_RAW(900) },
    	{ 122880, PLL_3,    5, 5,  61440,  900, VDD_RAW(900) },
    	{ 184320, PLL_3,    5, 4,  61440,  900, VDD_RAW(900) },
    	{ MAX_AXI_KHZ, SRC_AXI, 1, 0, 61440, 900, VDD_RAW(900) },
    	{ 245760, PLL_3,    5, 2,  61440,  825, VDD_RAW(825) },
    	{ 368640, PLL_3,    5, 1,  122800, 825, VDD_RAW(825) },
    	{ 768000, PLL_1,    2, 0,  153600, 950, VDD_RAW(950) },
    	/* Make sure any freq based from PLL_2 is a multiple of 19200! 
    	   Voltage tables are being very conservative and are not designed to
    	   be an undervolt of any sort. */
    #if defined(CONFIG_MACH_SPADE) || defined(CONFIG_MACH_GLACIER)
    	{ 1017600, PLL_2,   3, 0,  192000, 1100, VDD_RAW(1100) },
    #else
    	{ 806400, PLL_2,    3, 0,  192000, 1000, VDD_RAW(1000) },
    	{ 1017600, PLL_2,   3, 0,  192000, 1150, VDD_RAW(1150) },
    #endif
    	{ 1113600, PLL_2,   3, 0,  192000, 1150, VDD_RAW(1150) },
    	{ 1209600, PLL_2,   3, 0,  192000, 1150, VDD_RAW(1150) },
    	{ 1305600, PLL_2,   3, 0,  192000, 1200, VDD_RAW(1200) },
    	{ 1401600, PLL_2,   3, 0,  192000, 1150, VDD_RAW(1250) },
    	{ 1497600, PLL_2,   3, 0,  192000, 1150, VDD_RAW(1250) },
    	{ 1516800, PLL_2,   3, 0,  192000, 1300, VDD_RAW(1300) },
    #ifdef CONFIG_JESUS_PHONE
    	{ 1612800, PLL_2,   3, 0,  192000, 1350, VDD_RAW(1350) },
    	{ 1651200, PLL_2,   3, 0,  192000, 1400, VDD_RAW(1400) },
    	{ 1708800, PLL_2,   3, 0,  192000, 1450, VDD_RAW(1450) },
    	{ 1747200, PLL_2,   3, 0,  192000, 1500, VDD_RAW(1500) },
    	{ 1804800, PLL_2,   3, 0,  192000, 1500, VDD_RAW(1500) },
    	{ 1843200, PLL_2,   3, 0,  192000, 1500, VDD_RAW(1500) },
    	{ 1900800, PLL_2,   3, 0,  192000, 1525, VDD_RAW(1525) },

    from this post, and if so, is there any possibility to adjust (undervolt to be specific) the vsel manually?

    Thanks again for your good work :)


    same to you post,some different!

    i will public u8800 kernel to github
Our Apps
Get our official app!
The best way to access XDA on your phone
Nav Gestures
Add swipe gestures to any Android
One Handed Mode
Eases uses one hand with your phone